

CSE 291: Operating Systems in Datacenters

Amy Ousterhout

Nov. 9, 2023

Agenda for Today

- Announcements
- SmartNICs overview
- AccelNet discussion
- iPipe discussion

Announcements


- Project check ins next week
 - I will post sign ups on Canvas
- Be prepared to talk about:
 - What have you been working on so far?
 - What are your next steps?
 - What obstacles or challenges are you currently facing?
- Feel free to share diagrams or graphs, or draw on the whiteboard
 - No need for a formal presentation
- All group members should participate

SmartNICs

Incentives to Offload

- End of Moore's Law
 - Can we increase compute capacity with accelerators?
- Short tasks (e.g., 1-2 μ s GET in a key-value store)
 - Can we reduce software overheads?
- Increasing network speeds
 - How can we support high bandwidth links?

SmartNICs!




Different Varieties of SmartNICs


- ASIC-based SmartNICs
 - Limited flexibility (e.g., match-action tables)
 - Best performance
- FPGA-based SmartNICs
 - More flexibility but harder to program
- Multicore SoC-based SmartNICs
 - Embed cores on the NIC
 - Most flexibility, worse performance
- Codesign the NIC and CPU

AccelNet
→

iPipe
Intel's IPU



(b) Azure SmartNIC Gen2, 50GbE w/ on-board NIC
FPGA-based SmartNIC



SoC-based SmartNIC

Research Questions Raised by SmartNICs

- What tasks should we offload to SmartNICs?
 - OS-level functionality: checksums, virtualization, transport layer, scheduling
 - App-level functionality: serialization, encryption, compression, part of an app, complete app
 - What is the “killer app”?
- How dynamic should this be?
- How should the SmartNIC and CPU communicate?
 - DMA
 - RDMA
 - Directly connected

AccelNet Discussion

iPipe Discussion